产品详情
说明： 异步FIFO的Verilog程序及其测试程序
(FPGA/Verilog FIFO_ASYN)
(FPGA/Verilog FIFO_ASYN)
文件列表：
FIFO_Asyn\FIFO_Buffer.v
FIFO_Asyn\FIFO_Buffer.v.bak
FIFO_Asyn\my_FIFO_Asyn.cr.mti
FIFO_Asyn\my_FIFO_Asyn.mpf
FIFO_Asyn\Ser_Par_Conv_32.v
FIFO_Asyn\t_FIFO_Clock_Domain_Synch.v
FIFO_Asyn\t_FIFO_Clock_Domain_Synch.v.bak
FIFO_Asyn\vsim.wlf
FIFO_Asyn\work\@f@i@f@o_@buffer\verilog.asm
FIFO_Asyn\work\@f@i@f@o_@buffer\_primary.dat
FIFO_Asyn\work\@f@i@f@o_@buffer\_primary.vhd
FIFO_Asyn\work\@f@i@f@o_@buffer
FIFO_Asyn\work\@ser_@par_@conv_32\verilog.asm
FIFO_Asyn\work\@ser_@par_@conv_32\_primary.dat
FIFO_Asyn\work\@ser_@par_@conv_32\_primary.vhd
FIFO_Asyn\work\@ser_@par_@conv_32
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\verilog.asm
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\_primary.dat
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\_primary.vhd
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch
FIFO_Asyn\work\write_synchronizer\verilog.asm
FIFO_Asyn\work\write_synchronizer\_primary.dat
FIFO_Asyn\work\write_synchronizer\_primary.vhd
FIFO_Asyn\work\write_synchronizer
FIFO_Asyn\work\_info
FIFO_Asyn\work
FIFO_Asyn\write_synchronizer.v
FIFO_Asyn
FIFO_Syn\FIFO_Buffer.v
FIFO_Syn\FIFO_Syn.cr.mti
FIFO_Syn\FIFO_Syn.mpf
FIFO_Syn\t_FIFO_Buffer.v
FIFO_Syn\vsim.wlf
FIFO_Syn\work\@f@i@f@o_@buffer\verilog.asm
FIFO_Syn\work\@f@i@f@o_@buffer\_primary.dat
FIFO_Syn\work\@f@i@f@o_@buffer\_primary.vhd
FIFO_Syn\work\@f@i@f@o_@buffer
FIFO_Syn\work\t_@f@i@f@o_@buffer\verilog.asm
FIFO_Syn\work\t_@f@i@f@o_@buffer\_primary.dat
FIFO_Syn\work\t_@f@i@f@o_@buffer\_primary.vhd
FIFO_Syn\work\t_@f@i@f@o_@buffer
FIFO_Syn\work\_info
FIFO_Syn\work
FIFO_Syn
FIFO_Asyn\FIFO_Buffer.v.bak
FIFO_Asyn\my_FIFO_Asyn.cr.mti
FIFO_Asyn\my_FIFO_Asyn.mpf
FIFO_Asyn\Ser_Par_Conv_32.v
FIFO_Asyn\t_FIFO_Clock_Domain_Synch.v
FIFO_Asyn\t_FIFO_Clock_Domain_Synch.v.bak
FIFO_Asyn\vsim.wlf
FIFO_Asyn\work\@f@i@f@o_@buffer\verilog.asm
FIFO_Asyn\work\@f@i@f@o_@buffer\_primary.dat
FIFO_Asyn\work\@f@i@f@o_@buffer\_primary.vhd
FIFO_Asyn\work\@f@i@f@o_@buffer
FIFO_Asyn\work\@ser_@par_@conv_32\verilog.asm
FIFO_Asyn\work\@ser_@par_@conv_32\_primary.dat
FIFO_Asyn\work\@ser_@par_@conv_32\_primary.vhd
FIFO_Asyn\work\@ser_@par_@conv_32
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\verilog.asm
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\_primary.dat
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch\_primary.vhd
FIFO_Asyn\work\t_@f@i@f@o_@clock_@domain_@synch
FIFO_Asyn\work\write_synchronizer\verilog.asm
FIFO_Asyn\work\write_synchronizer\_primary.dat
FIFO_Asyn\work\write_synchronizer\_primary.vhd
FIFO_Asyn\work\write_synchronizer
FIFO_Asyn\work\_info
FIFO_Asyn\work
FIFO_Asyn\write_synchronizer.v
FIFO_Asyn
FIFO_Syn\FIFO_Buffer.v
FIFO_Syn\FIFO_Syn.cr.mti
FIFO_Syn\FIFO_Syn.mpf
FIFO_Syn\t_FIFO_Buffer.v
FIFO_Syn\vsim.wlf
FIFO_Syn\work\@f@i@f@o_@buffer\verilog.asm
FIFO_Syn\work\@f@i@f@o_@buffer\_primary.dat
FIFO_Syn\work\@f@i@f@o_@buffer\_primary.vhd
FIFO_Syn\work\@f@i@f@o_@buffer
FIFO_Syn\work\t_@f@i@f@o_@buffer\verilog.asm
FIFO_Syn\work\t_@f@i@f@o_@buffer\_primary.dat
FIFO_Syn\work\t_@f@i@f@o_@buffer\_primary.vhd
FIFO_Syn\work\t_@f@i@f@o_@buffer
FIFO_Syn\work\_info
FIFO_Syn\work
FIFO_Syn
